

# TPS62000, TPS62001, TPS62002, TPS62003 TPS62004, TPS62005, TPS62006, TPS62007, TPS62008 HIGH-EFFICIENCY STEP-DOWN LOW POWER DC-DC CONVERTER

SLVS294D – SEPTEMBER 2000 – REVISED MARCH 2006

## FEATURES

- High-Efficiency Synchronous Step-Down Converter With Greater Than 95% Efficiency
- 2 V to 5.5 V Operating Input Voltage Range
- Adjustable Output Voltage Range From 0.8 V to  $V_I$
- Fixed Output Voltage Options Available in 0.9 V, 1 V, 1.2 V, 1.5 V, 1.8 V, 1.9 V, 2.5 V, and 3.3 V
- Synchronizable to External Clock Signal up to 1 MHz
- Up to 600 mA Output Current
- Pin-Programmable Current Limit
- High Efficiency Over a Wide Load Current Range in Power Save Mode
- 100% Maximum Duty Cycle for Lowest Dropout



- Low-Noise Operation Antiringing Switch and PFM/PWM Operation Mode
- Internal Softstart
- 50- $\mu$ A Quiescent Current (TYP)
- Available in the 10-Pin Microsmall Outline Package (MSOP)
- Evaluation Module Available
- Available in a Ultra-Small, 12-Pin NanoStar™ (Wafer Chip-Scale) Package

## APPLICATIONS

- Low-Power CPUs and DSPs
- Cellular Phones
- Organizers, PDAs, and Handheld PCs
- MP-3 Portable Audio Players
- Digital Cameras
- USB-Based DSL Modems and Other Network Interface Cards

## description

The TPS6200x devices are a family of low-noise synchronous step-down dc-dc converters that are ideally suited for systems powered from a 1-cell Li-ion battery or from a 2- to 3-cell NiCd, NiMH, or alkaline battery. The TPS6200x operates typically down to an input voltage of 1.8 V, with a specified minimum input voltage of 2 V.



**Figure 2. Typical Application Circuit for Fixed Output Voltage Option**



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS  
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265



Copyright © 2002–2003, Texas Instruments Incorporated

**TPS62000, TPS62001, TPS62002, TPS62003**  
**TPS62004, TPS62005, TPS62006, TPS62007, TPS62008**  
**HIGH-EFFICIENCY STEP-DOWN LOW POWER DC-DC CONVERTER**

SLVS294D – SEPTEMBER 2000 – REVISED MARCH 2006

**description (continued)**

The TPS6200x is a synchronous current-mode PWM converter with integrated N- and P-channel power MOSFET switches. Synchronous rectification is used to increase efficiency and to reduce external component count. To achieve the highest efficiency over a wide load current range, the converter enters a power-saving pulse-frequency modulation (PFM) mode at light load currents. Operating frequency is typically 750 kHz, allowing the use of small inductor and capacitor values. The device can be synchronized to an external clock signal in the range of 500 kHz to 1 MHz. For low-noise operation, the converter can be operated in the PWM mode and the internal antiringing switch reduces noise and EMI. In the shutdown mode, the current consumption is reduced to less than 1  $\mu$ A. The TPS6200x is available in the 10-pin (DGS) microsmall outline package (MSOP). The TPS62000 is also available in a 12-pin NanoStar™ chip scale package (YEG/YZG). The devices operate over a free-air temperature range of  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .



**AVAILABLE OPTIONS**

T <sub>A</sub>	VOLTAGE OPTIONS	PACKAGE†		MARKING	
		MSOP	WCSP	DGS	YEG/YZG
$-40^{\circ}\text{C}$ to $85^{\circ}\text{C}$	Adjustable	TPS62000DGS	TPS62000YEG TPS62000YZG	AIH	TPS62000
	0.9 V	TPS62001DGS		AIL	
	1 V	TPS62002DGS		AIJ	
	1.2 V	TPS62003DGS		AIK	
	1.5 V	TPS62004DGS		AIL	
	1.8 V	TPS62005DGS		AIM	
	1.9 V	TPS62008DGS		AJI	
	2.5 V	TPS62006DGS		AIN	
	3.3 V	TPS62007DGS		AIO	

† For shipment quantities and additional package information see the Package Option Addendum at the end of the data sheet.


**YEG/YZG PACKAGE DIMENSIONS**

DEVICE	D MINIMUM	D MAXIMUM	E MINIMUM	E MAXIMUM
TPS62000YEG	2,084 mm	2,184 mm	1,424 mm	1,524 mm
TPS62000YZG				

**TPS62000, TPS62001, TPS62002, TPS62003**  
**TPS62004, TPS62005, TPS62006, TPS62007, TPS62008**  
**HIGH-EFFICIENCY STEP-DOWN LOW POWER DC-DC CONVERTER**

SLVS294D – SEPTEMBER 2000 – REVISED MARCH 2006

**functional block diagram**



- NOTES: A. The adjustable output voltage version does not use the internal feedback resistor divider. The FB pin is directly connected to the error amplifier.  
 B. Do not connect the FC pin to an external power source

**TPS62000, TPS62001, TPS62002, TPS62003**  
**TPS62004, TPS62005, TPS62006, TPS62007, TPS62008**  
**HIGH-EFFICIENCY STEP-DOWN LOW POWER DC-DC CONVERTER**

SLVS294D – SEPTEMBER 2000 – REVISED MARCH 2006

**Terminal Functions**

TERMINAL NAME	NO.		I/O	DESCRIPTION
	DGS	YEG		
EN	8	B3	I	Enable. A logic high enables the converter, logic low forces the device into shutdown mode reducing the supply current to less than 1 $\mu$ A.
FB	5	A2	I	Feedback pin for the fixed output voltage option. For the adjustable version an external resistive divider is connected to FB. The internal voltage divider is disabled for the adjustable version.
FC	2	C1		Supply bypass pin. A 0.1 $\mu$ F coupling capacitor should be connected as close as possible to this pin for good high frequency input voltage supply filtering.
GND	3	A1		Ground
ILIM	6	A3	I	Switch current limit. Connect ILIM to GND to set the switch current limit to typically 600 mA, or connect this pin to $V_{IN}$ to set the current limit to typically 1200 mA.
L	9	C2, C3	I/O	Connect the inductor to this pin. L is the switch pin connected to the drain of the internal power MOSFETS.
PG	4	B1	O	Power good comparator output. This is an open-drain output. A pullup resistor should be connected between PG and $V_O$ . The output goes active high when the output voltage is greater than 92% of the nominal value.
PGND	10	D2		Power ground. Connect all power grounds to PGND.
SYNC	7	D3	I	Input for synchronization to external clock signal. Synchronizes the converter switching frequency to an external clock signal with CMOS level: SYNC = HIGH: Low-noise mode enabled, fixed frequency PWM operation is forced SYNC = LOW (GND): Power save mode enabled, PFM/PWM mode enabled.
$V_{IN}$	1	D1	I	Supply voltage input
NC		B2		Not connected

**detailed description**

**operation**

The TPS6200x is a step down converter operating in a current mode PFM/PWM scheme with a typical switching frequency of 750 kHz.

At moderate to heavy loads, the converter operates in the pulse width modulation (PWM) and at light loads the converter enters a power save mode (pulse frequency modulation) to keep the efficiency high.

In the PWM mode operation, the part operates at a fixed frequency of 750 kHz. At the beginning of each clock cycle, the high side P-channel MOSFET is turned on. The current in the inductor ramps up and is sensed via an internal circuit. The high side switch is turned off when the sensed current causes the PFM/PWM comparator to trip when the output voltage is in regulation or when the inductor current reaches the current limit (set by ILIM). After a minimum dead time preventing shoot through current, the low side N-channel MOSFET is turned on and the current ramps down again. As the clock cycle is completed, the low side switch is turned off and the next clock cycle starts.

In discontinuous conduction mode (DCM), the inductor current ramps to zero before the end of each clock cycle. In order to increase the efficiency the load comparator turns off the low side MOSFET before the inductor current becomes negative. This prevents reverse current flowing from the output capacitor through the inductor and low side MOSFET to ground that would cause additional losses.

As the load current decreases and the peak inductor current does not reach the power save mode threshold of typically 120 mA for more than 15 clock cycles, the converter enters a pulse frequency modulation (PFM) mode.



# TPS62000, TPS62001, TPS62002, TPS62003 TPS62004, TPS62005, TPS62006, TPS62007, TPS62008 HIGH-EFFICIENCY STEP-DOWN LOW POWER DC-DC CONVERTER

SLVS294D – SEPTEMBER 2000 – REVISED MARCH 2006

## operation (continued)

In the PFM mode, the converter operates with:

- Variable frequency
- Constant peak current that reduces switching losses
- Quiescent current at a minimum

Thus maintaining the highest efficiency at light load currents. In this mode, the output voltage is monitored with the error amplifier. As soon as the output voltage falls below the nominal value, the high side switch is turned on and the inductor current ramps up. When the inductor current reaches the peak current of typical:  $150 \text{ mA} + 50 \text{ mA/V} \times (V_I - V_O)$ , the high side switch turns off and the low side switch turns on. As the inductor current ramps down, the low side switch is turned off before the inductor current becomes negative which completes the cycle. When the output voltage falls below the nominal voltage again, the next cycle is started.

The converter enters the PWM mode again as soon as the output voltage can not be maintained with the typical peak inductor current in the PFM mode.

The control loop is internally compensated reducing the amount of external components.

The switch current is internally sensed and the maximum current limit can be set to typical 600 mA by connecting ILIM to ground or to typically 1.2 A connecting ILIM to  $V_{IN}$ .

## 100% duty cycle operation

As the input voltage approaches the output voltage and the duty cycle exceeds typical 95%, the converter turns the P-channel high side switch continuously on. In this mode, the output voltage is equal to the input voltage minus the voltage drop across the P-channel MOSFET.

## synchronization, power save mode and forced PWM mode

If no clock signal is applied, the converter operates with a typical switching frequency of 750 kHz. It is possible to synchronize the converter to an external clock within a frequency range from 500 kHz to 1000 kHz. The device automatically detects the rising edge of the first clock and is synchronizes immediately to the external clock. If the clock signal is stopped, the converter automatically switches back to the internal clock and continues operation without interruption. The switch over is initiated if no rising edge on the SYNC pin is detected for a duration of four clock cycles. Therefore, the maximum delay time can be 8  $\mu\text{s}$  in case the internal clock has a minimum frequency of 500 kHz.

In case the device is synchronized to an external clock, the power save mode is disabled and the device stays in forced PWM mode.

Connecting the SYNC pin to the GND pin enables the power save mode. The converter operates in the PWM mode at moderate to heavy loads and in the PFM mode during light loads maintaining high efficiency over a wide load current range.

Connecting the SYNC pin to the  $V_{IN}$  pin forces the converter to operate permanently in the PWM mode even at light or no load currents. The advantage is the converter operates with a fixed switching frequency that allows simple filtering of the switching frequency for noise sensitive applications. In this mode, the efficiency is lower compared to the power save mode during light loads (see Figure 1).

It is possible to switch from forced PWM mode to the power save mode during operation.

The flexible configuration of the SYNC pin during operation of the device allows efficient power management by adjusting the operation of the TPS6200x to the specific system requirements.

## low noise antiringing switch

An *antiringing* switch is implemented in order to reduce the EMI radiated from the converter during discontinuous conduction mode (DCM). In DCM, the inductor current ramps to zero before the end of each switching period. The internal load comparator turns off the low side switch at that instant thus preventing the

# TPS62000, TPS62001, TPS62002, TPS62003 TPS62004, TPS62005, TPS62006, TPS62007, TPS62008 HIGH-EFFICIENCY STEP-DOWN LOW POWER DC-DC CONVERTER

SLVS294D – SEPTEMBER 2000 – REVISED MARCH 2006

---

current flowing backward through the inductance which increases the efficiency. An antiringing switch across the inductor prevents parasitic oscillation caused by the residual energy stored in the inductance (see Figure 12).

#### NOTE:

The *antiringing* switch is only activated in the fixed output voltage versions. It is not enabled for the adjustable output voltage version TPS62000.

#### soft start

As the enable pin (EN) goes high, the soft-start function generates an internal voltage ramp. This causes the start-up current to slowly rise preventing output voltage overshoot and high inrush currents. The soft-start duration is typical 1 ms (see Figure 13). When the soft-start function is completed, the error amplifier is connected directly to the internal voltage reference.

#### enable

Logic low on EN forces the TPS6200x into shutdown. In shutdown, the power switch, drivers, voltage reference, oscillator, and all other functions are turned off. The supply current is reduced to less than 1  $\mu$ A in the shutdown mode.

#### undervoltage lockout

An undervoltage lockout circuit provides the save operation of the device. It prevents the converter from turning on when the voltage on  $V_{IN}$  is less than typically 1.6 V

#### power good comparator

The power good (PG) comparator has an open drain output capable of sinking typically 10  $\mu$ A. The PG is only active when the device is enabled (EN = high). When the device is disabled (EN = low), the PG pin is high impedance.

The PG output is only valid after a 100  $\mu$ s delay after the device is enabled and the supply voltage is greater than 1.2 V. This is only important in cases where the pullup resistor of the PG pin is connected to an external voltage source which might cause an initial spike (false high signal) within the first 100  $\mu$ s after the input voltage exceeds 1.2 V. This initial spike can be filtered with a small R-C filter to avoid false power good signals during start-up.

If the PG pin is connected to the output of the TPS62000 with a pullup resistor, no initial spike (false high signal) occurs and no precautions have to be taken during start-up.

The PG pin becomes active high when the output voltage exceeds typically 94.5% of its nominal value. Leave the PG pin unconnected when not used.

#### no load operation

In case the converter operates in the forced PWM mode and there is no load connected to the output, the converter will regulate the output voltage by allowing the inductor current to reverse for a short period of time.



**TPS62000, TPS62001, TPS62002, TPS62003**  
**TPS62004, TPS62005, TPS62006, TPS62007, TPS62008**  
**HIGH-EFFICIENCY STEP-DOWN LOW POWER DC-DC CONVERTER**

SLVS294D – SEPTEMBER 2000 – REVISED MARCH 2006

**absolute maximum ratings over operating free-air temperature (unless otherwise noted)†**

Supply voltages on pin $V_{IN}$ and FC (see Note 1) .....	-0.3 V to 6 V
Voltages on pins EN, ILIM, SYNC, PG, FB, L (see Note 1) .....	-0.3 V to $V_{IN} + 0.3$ V
Peak switch current .....	1.6 A
Continuous power dissipation .....	See Dissipation Rating Table
Operating junction temperature range, $T_J$ .....	-40°C to 150°C
Storage temperature range, $T_{Stg}$ .....	-65°C to 150°C
Lead temperature (soldering, 10 sec) .....	260°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to network ground terminal.

**DISSIPATION RATING TABLE**

PACKAGE	$T_A \leq 25^\circ\text{C}$	DERATING FACTOR	$T_A = 70^\circ\text{C}$	$T_A = 85^\circ\text{C}$
	POWER RATING	ABOVE $T_A = 25^\circ\text{C}$	POWER RATING	POWER RATING
10 pin MSOP	555 mW	5.56 mW/°C	305 mW	221 mW
12 pin YEG	588 mW	5.87 mW/°C	324 mW	235mW

NOTE: The thermal resistance junction to ambient of the 10-pin MSOP is 180°C/W. The thermal resistance junction to ambient of the 12-pin YEG is 170°C/W and  $R_{\theta JC} = 21^\circ\text{C/W}$ . The device will not run into thermal limitations provided it is operated within the specified range.

**recommended operating conditions**

	MIN	TYP	MAX	UNIT
Supply voltage, $V_I$	2		5.5	V
Output voltage range for adjustable output voltage version, $V_O$	0.8		$V_I$	V
Output current for 3-cell operation, $I_O$ ( $V_I \geq 2.5$ V; $L = 10$ $\mu\text{H}$ , $f = 750$ kHz)			600	mA
Output current for 2-cell operation, $I_O$ ( $V_I \geq 2$ V; $L = 10$ $\mu\text{H}$ , $f = 750$ kHz)			200	mA
Inductor, L (see Note 2)		10		$\mu\text{H}$
Input capacitor, $C_i$ (see Note 2)	10			$\mu\text{F}$
Output capacitor, $C_O$ (see Note 2) $V_O \geq 1.8$ V)	10			$\mu\text{F}$
Output capacitor, $C_O$ (see Note 2) $V_O < 1.8$ V)	47			$\mu\text{F}$
Operating ambient temperature, $T_A$	-40		85	°C
Operating junction temperature, $T_J$	-40		125	°C

NOTE 2: Refer to application section for further information.



**TPS62000, TPS62001, TPS62002, TPS62003**  
**TPS62004, TPS62005, TPS62006, TPS62007, TPS62008**  
**HIGH-EFFICIENCY STEP-DOWN LOW POWER DC-DC CONVERTER**

SLVS294D – SEPTEMBER 2000 – REVISED MARCH 2006

electrical characteristics over recommended operating free-air temperature range,  $V_I = 3.6\text{ V}$ ,  
 $V_O = 2.5\text{ V}$ ,  $I_O = 300\text{ mA}$ ,  $EN = V_{IN}$ ,  $ILIM = V_{IN}$ ,  $T_A = -40^\circ\text{C}$  to  $85^\circ\text{C}$  (unless otherwise noted)

**supply current**

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_I$	Input voltage range	$I_O = 0\text{ mA}$ to $600\text{ mA}$	2.5		5.5	V
		$I_O = 0\text{ mA}$ to $200\text{ mA}$	2		5.5	
$I(Q)$	Operating quiescent current	$I_O = 0\text{ mA}$ , $SYNC = \text{GND}$ (PFM-mode enabled)		50	75	$\mu\text{A}$
$I(\text{SD})$	Shutdown current	$EN = \text{GND}$		0.1	1	$\mu\text{A}$

**enable**

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{IH}$	EN high-level input voltage		1.3			V
$V_{IL}$	EN low level input voltage				0.4	V
$I_{lk}$	EN input leakage current	$EN = \text{GND}$ or $V_{IN}$		0.01	0.1	$\mu\text{A}$
$V(\text{UVLO})$	Undervoltage lockout threshold		1.2	1.6	1.95	V





**TPS62000, TPS62001, TPS62002, TPS62003**  
**TPS62004, TPS62005, TPS62006, TPS62007, TPS62008**  
**HIGH-EFFICIENCY STEP-DOWN LOW POWER DC-DC CONVERTER**

SLVS294D – SEPTEMBER 2000 – REVISED MARCH 2006

electrical characteristics over recommended operating free-air temperature range,  $V_I = 3.6\text{ V}$ ,  $V_O = 2.5\text{ V}$ ,  $I_O = 300\text{ mA}$ ,  $EN = V_{IN}$ ,  $ILIM = V_{IN}$ ,  $T_A = -40^\circ\text{C}$  to  $85^\circ\text{C}$  (unless otherwise noted) (continued)

**power switch and current limit**

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$r_{DS(on)}$	P-channel MOSFET on-resistance	$V_I = V_{GS} = 3.6\text{ V}$ , $I = 200\text{ mA}$	200	280	410	m $\Omega$
		$V_I = V_{GS} = 2\text{ V}$ , $I = 200\text{ mA}$		480		
	P-channel leakage current	$V_{DS} = 5.5\text{ V}$			1	$\mu\text{A}$
	N-channel MOSFET on-resistance	$V_I = V_{GS} = 3.6\text{ V}$ , $I_O = 200\text{ mA}$	200	280	410	m $\Omega$
		$V_I = V_{GS} = 2\text{ V}$ , $I_O = 200\text{ mA}$		500		
N-channel leakage current	$V_{DS} = 5.5\text{ V}$			1	$\mu\text{A}$	
$I_{(LIM)}$	P-channel current limit	$2.5\text{ V} \leq V_I \leq 5.5\text{ V}$ , $ILIM = V_{IN}$	800	1200	1600	mA
		$2\text{ V} \leq V_I \leq 5.5\text{ V}$ , $ILIM = \text{GND}$	390	600	900	
$V_{IH}$	ILIM high-level input voltage		1.3			V
$V_{IL}$	ILIM low-level input voltage			0.4		V
$I_{lkg}$	ILIM input leakage current	$ILIM = \text{GND}$ or $V_{IN}$		0.01	0.1	$\mu\text{A}$

**power good output (see Note 3)**

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{(PG)}$	Power good threshold	Feedback voltage falling	88% $V_O$	92% $V_O$	94% $V_O$	V
	Power good hysteresis			2.5% $V_O$		V
$V_{OL}$	PG output low voltage	$V_{(FB)} = 0.8 \times V_O$ nominal, $I_{(sink)} = 10\text{ }\mu\text{A}$			0.3	V
$I_{lkg}$	PG output leakage current	$V_{(FB)} = V_O$ nominal		0.01	1	$\mu\text{A}$
	Minimum supply voltage for valid power good signal		1.2			V

NOTE 3: Power good is not valid for the first 100  $\mu\text{s}$  after EN goes high. Please refer to the application section for more information.

**oscillator**

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$f_s$	Oscillator frequency		500	750	1000	kHz
$f_{(SYNC)}$	Synchronization range	CMOS-logic clock signal on SYNC pin	500		1000	kHz
$V_{IH}$	SYNC high level input voltage		1.3			V
$V_{IL}$	SYNC low level input voltage				0.4	V
$I_{lkg}$	SYNC input leakage current	SYNC = GND or $V_{IN}$		0.01	0.1	$\mu\text{A}$
	Duty cycle of external clock signal		20%		60%	

**TPS62000, TPS62001, TPS62002, TPS62003**  
**TPS62004, TPS62005, TPS62006, TPS62007, TPS62008**  
**HIGH-EFFICIENCY STEP-DOWN LOW POWER DC-DC CONVERTER**

SLVS294D – SEPTEMBER 2000 – REVISED MARCH 2006

electrical characteristics over recommended operating free-air temperature range,  $V_I = 3.6\text{ V}$ ,  $V_O = 2.5\text{ V}$ ,  $I_O = 300\text{ mA}$ ,  $EN = V_{IN}$ ,  $ILIM = V_{IN}$ ,  $T_A = -40^\circ\text{C}$  to  $85^\circ\text{C}$  (unless otherwise noted) (continued)

**output**

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_O$	Adjustable output voltage range	TPS62000	0.8		5.5	V
$V_{ref}$	Reference voltage	TPS6200x		0.45		V
$V_O$	Fixed output voltage (see Note 4)	TPS62000 adjustable	$V_I = 2.5\text{ V to } 5.5\text{ V}; 0\text{ mA} \leq I_O \leq 600\text{ mA}$	-3%		4%
			$10\text{ mA} < I_O \leq 600\text{ mA}$	-3%		3%
		TPS62001 0.9 V	$V_I = 2.5\text{ V to } 5.5\text{ V}; 0\text{ mA} \leq I_O \leq 600\text{ mA}$	-3%		4%
			$10\text{ mA} < I_O \leq 600\text{ mA}$	-3%		3%
		TPS62002 1 V	$V_I = 2.5\text{ V to } 5.5\text{ V}; 0\text{ mA} \leq I_O \leq 600\text{ mA}$	-3%		4%
			$10\text{ mA} < I_O \leq 600\text{ mA}$	-3%		3%
		TPS62003 1.2 V	$V_I = 2.5\text{ V to } 5.5\text{ V}; 0\text{ mA} \leq I_O \leq 600\text{ mA}$	-3%		4%
			$10\text{ mA} < I_O \leq 600\text{ mA}$	-3%		3%
		TPS62004 1.5 V	$V_I = 2.5\text{ V to } 5.5\text{ V}; 0\text{ mA} \leq I_O \leq 600\text{ mA}$	-3%		4%
			$10\text{ mA} < I_O \leq 600\text{ mA}$	-3%		3%
		TPS62005 1.8 V	$V_I = 2.5\text{ V to } 5.5\text{ V}; 0\text{ mA} \leq I_O \leq 600\text{ mA}$	-3%		4%
			$10\text{ mA} < I_O \leq 600\text{ mA}$	-3%		3%
		TPS62008 1.9 V	$V_I = 2.5\text{ V to } 5.5\text{ V}; 0\text{ mA} \leq I_O \leq 600\text{ mA}$	-3%		4%
			$10\text{ mA} < I_O \leq 600\text{ mA}$	-3%		3%
TPS62006 2.5 V	$V_I = 2.7\text{ V to } 5.5\text{ V}; 0\text{ mA} \leq I_O \leq 600\text{ mA}$	-3%		4%		
	$10\text{ mA} < I_O \leq 600\text{ mA}$	-3%		3%		
TPS62007 3.3 V	$V_I = 3.6\text{ V to } 5.5\text{ V}; 0\text{ mA} \leq I_O \leq 600\text{ mA}$	-3%		4%		
	$10\text{ mA} < I_O \leq 600\text{ mA}$	-3%		3%		
Line regulation		$V_I = V_O + 0.5\text{ V (min. } 2\text{ V) to } 5.5\text{ V}$ , $I_O = 10\text{ mA}$		0.05		%/V
Load regulation		$V_I = 5.5\text{ V}; I_O = 10\text{ mA to } 600\text{ mA}$		0.6%		
$\eta$	Efficiency	$V_I = 5\text{ V}; V_O = 3.3\text{ V}; I_O = 300\text{ mA}$		95%		
		$V_I = 3.6\text{ V}; V_O = 2.5\text{ V}; I_O = 200\text{ mA}$				
Start-up time		$I_O = 0\text{ mA}$ , time from active EN to $V_O$	0.4		2	ms

NOTE 4: The output voltage accuracy includes line and load regulation over the full temperature range,  $T_A = -40^\circ\text{C}$  to  $85^\circ\text{C}$ .





**TPS62000, TPS62001, TPS62002, TPS62003**  
**TPS62004, TPS62005, TPS62006, TPS62007, TPS62008**  
**HIGH-EFFICIENCY STEP-DOWN LOW POWER DC-DC CONVERTER**

SLVS294D – SEPTEMBER 2000 – REVISED MARCH 2006

**TYPICAL CHARACTERISTICS**

**Table of Graphs**

			FIGURE
$\eta$	Efficiency	vs Load current	3, 4, 5
$V_{(drop)}$	Dropout voltage	vs Load current	6
$I_Q$	Operating quiescent current	vs Input voltage (power save mode)	7
		vs Input voltage (forced PWM)	8
$f_{osc}$	Oscillator frequency	vs Free-air temperature	9
	Load transient response		10
	Line transient response		11
	Power save mode operation		12
	Start-up	vs Time	13
$V_O$	Output voltage	vs Load current	14




**TPS62000, TPS62001, TPS62002, TPS62003  
 TPS62004, TPS62005, TPS62006, TPS62007, TPS62008  
 HIGH-EFFICIENCY STEP-DOWN LOW POWER DC-DC CONVERTER**

SLVS294D – SEPTEMBER 2000 – REVISED MARCH 2006


**TYPICAL CHARACTERISTICS**

**EFFICIENCY  
 VS  
 LOAD CURRENT**




**Figure 5**

**DROPOUT VOLTAGE  
 VS  
 LOAD CURRENT**




**Figure 6**

**OPERATING QUIESCENT CURRENT  
 VS  
 INPUT VOLTAGE (POWER SAVE MODE)**



**Figure 7**

**OPERATING QUIESCENT CURRENT  
 VS  
 INPUT VOLTAGE (FORCED PWM)**



**Figure 8**




**TPS62000, TPS62001, TPS62002, TPS62003**  
**TPS62004, TPS62005, TPS62006, TPS62007, TPS62008**  
**HIGH-EFFICIENCY STEP-DOWN LOW POWER DC-DC CONVERTER**

SLVS294D – SEPTEMBER 2000 – REVISED MARCH 2006


**TYPICAL CHARACTERISTICS**

**OSCILLATOR FREQUENCY  
vs  
FREE-AIR TEMPERATURE**




**Figure 9**

**LOAD TRANSIENT RESPONSE**




**Figure 10**

**LINE TRANSIENT RESPONSE**



**Figure 11**


**POWER SAVE MODE OPERATION**



**Figure 12**


**TYPICAL CHARACTERISTICS**

**START-UP  
 vs  
 TIME**



**Figure 13**

**OUTPUT VOLTAGE  
 vs  
 LOAD CURRENT**



**Figure 14**

## APPLICATION INFORMATION

### adjustable output voltage version

When the adjustable output voltage version (TPS62000DGS) is used, the output voltage is set by the external resistor divider (see Figure 15).

The output voltage is calculated as:

$$V_O = 0.45 \text{ V} \times \left(1 + \frac{R1}{R2}\right)$$

With  $R1 + R2 \leq 1 \text{ M}\Omega$


$R1 + R2$  should not be greater than  $1 \text{ M}\Omega$  because of stability reasons.

For stability reasons, a small bypass capacitor ( $C_{ff}$ ) is required in parallel to the upper feedback resistor, refer to Figure 15. The bypass capacitor value can be calculated as:

$$C_{(ff)} = \frac{1}{2\pi \times 30000 \times R1} \text{ for } C_O < 47 \mu\text{F}$$

$$C_{(ff)} = \frac{1}{2\pi \times 5000 \times R1} \text{ for } C_O \geq 47 \mu\text{F}$$

$R1$  is the upper resistor of the voltage divider. For  $C_{(ff)}$ , choose a value which comes closest to the computed result.



**Figure 15. Typical Application Circuit for Adjustable Output Voltage Option**

### inductor selection

A  $10 \mu\text{H}$  minimum output inductor is used with the TPS6200x. Values larger than  $22 \mu\text{H}$  or smaller than  $10 \mu\text{H}$  may cause stability problems because of the internal compensation of the regulator.

For output voltages greater than  $1.8 \text{ V}$ , a  $22 \mu\text{H}$  inductance might be used in order to improve the efficiency of the converter.

After choosing the inductor value of typically  $10 \mu\text{H}$ , two additional inductor parameters should be considered: first the current rating of the inductor and second the dc resistance.

The dc resistance of the inductance influences directly the efficiency of the converter. Therefore, an inductor with lowest dc resistance should be selected for highest efficiency.

**TPS62000, TPS62001, TPS62002, TPS62003**  
**TPS62004, TPS62005, TPS62006, TPS62007, TPS62008**  
**HIGH-EFFICIENCY STEP-DOWN LOW POWER DC-DC CONVERTER**

SLVS294D – SEPTEMBER 2000 – REVISED MARCH 2006

**APPLICATION INFORMATION**

**inductor selection (continued)**

In order to avoid saturation of the inductor, the inductor should be rated at least for the maximum output current plus the inductor ripple current which is calculated as:

$$\Delta I_L = V_O \times \frac{1 - \frac{V_O}{V_I}}{L \times f} \quad I_{L(max)} = I_{O(max)} + \frac{\Delta I_L}{2}$$

Where:

$f$  = Switching frequency (750 kHz typical)

$L$  = Inductor value

$\Delta I_L$  = Peak-to-peak inductor ripple current

$I_{L(max)}$  = Maximum inductor current

The highest inductor current occurs at maximum  $V_I$ .

A more conservative approach is to select the inductor current rating just for the maximum switch current of the TPS6200x which is 1.6 A with  $I_{LIM} = V_{IN}$  and 900 mA with  $I_{LIM} = GND$ . See table 1 for recommended inductors.

**Table 1. Tested Inductors**

OUTPUT CURRENT	INDUCTOR VALUE	COMPONENT SUPPLIER	COMMENTS
0 mA to 600 mA	10 $\mu$ H	Coilcraft DO3316P-103 Coilcraft DT3316P-103 Sumida CDR63B-100 Sumida CDRH5D28-100	High efficiency
		Coilcraft DO1608C-103 Sumida CDRH4D28-100	Smallest solution
0 mA to 300 mA	10 $\mu$ H	Coilcraft DS1608C-103	High efficiency
		muRata LQH4C100K04	Smallest solution

**output capacitor selection**

For best performance, a low ESR output capacitor is needed. At output voltages greater than 1.8 V, ceramic output capacitors can be used to show the best performance. Output voltages below 1.8 V require a larger output capacitor and ESR value to improve the performance and stability of the converter.

**Capacitor Selection**

OUTPUT VOLTAGE RANGE	OUTPUT CAPACITOR	OUTPUT CAPACITOR ESR
$1.8 \text{ V} \leq V_I \leq 5.5 \text{ V}$	$C_O \geq 10 \mu\text{F}$	$\text{ESR} \leq 120 \text{ m}\Omega$
$0.8 \text{ V} \leq V_I < 1.8 \text{ V}$	$C_O \geq 47 \mu\text{F}$	$\text{ESR} > 50 \text{ m}\Omega$

See Table 2 for recommended capacitors.





## APPLICATION INFORMATION

### output capacitor selection (continued)

If an output capacitor is selected with an ESR value  $\leq 120 \text{ m}\Omega$ , its RMS ripple current rating always meets the application requirements. Just for completeness, the RMS ripple current is calculated as:

$$I_{\text{RMS}(C_O)} = V_O \times \frac{1 - \frac{V_O}{V_I}}{L \times f} \times \frac{1}{2 \times \sqrt{3}}$$

The overall output ripple voltage is the sum of the voltage spike caused by the output capacitor ESR plus the voltage ripple caused by charge and discharging the output capacitor:

$$\Delta V_O = V_O \times \frac{1 - \frac{V_O}{V_I}}{L \times f} \times \left( \frac{1}{8 \times C_O \times f} + \text{ESR} \right)$$

Where the highest output voltage ripple occurs at the highest input voltage  $V_I$ .

**Table 2. Tested Capacitors**

CAPACITOR VALUE	ESR/m $\Omega$	COMPONENT SUPPLIER	COMMENTS
10 $\mu\text{F}$	50	Taiyo Yuden JMK316BJ106KL	Ceramic
47 $\mu\text{F}$	100	Sanyo 6TPA47M	POSCAP
68 $\mu\text{F}$	100	Sprague 594D686X0010C2T	Tantalum

### input capacitor selection

Because of the nature of the buck converter having a pulsating input current, a low ESR input capacitor is required for best input voltage filtering and minimizing the interference with other circuits caused by high input voltage spikes.

The input capacitor should have a minimum value of 10  $\mu\text{F}$  and can be increased without any limit for better input voltage filtering.

The input capacitor should be rated for the maximum input ripple current calculated as:

$$I_{\text{RMS}} = I_{O(\text{max})} \times \sqrt{\frac{V_O}{V_I} \times \left( 1 - \frac{V_O}{V_I} \right)}$$

The worst case RMS ripple current occurs at  $D = 0.5$  and is calculated as:  $I_{\text{RMS}} = \frac{I_O}{2}$ .

Ceramic capacitor show a good performance because of their low ESR value, and they are less sensitive against voltage transients compared to tantalum capacitors.

Place the input capacitor as close as possible to the input pin of the IC for best performance.

**TPS62000, TPS62001, TPS62002, TPS62003  
 TPS62004, TPS62005, TPS62006, TPS62007, TPS62008  
 HIGH-EFFICIENCY STEP-DOWN LOW POWER DC-DC CONVERTER**

SLVS294D – SEPTEMBER 2000 – REVISED MARCH 2006

**APPLICATION INFORMATION**

**layout considerations**

As for all switching power supplies, the layout is an important step in the design especially at high peak currents and switching frequencies. If the layout is not carefully done, the regulator might show stability problems as well as EMI problems.

Therefore, use wide and short traces for the main current paths as indicated in bold in Figure 16. The input capacitor should be placed as close as possible to the IC pins as well as the inductor and output capacitor. Place the bypass capacitor, C3, as close as possible to the FC pin. The analog ground, GND, and the power ground, PGND, need to be separated. Use a common ground node as shown in Figure 16 to minimize the effects of ground noise.




Figure 16. Layout Diagram

**typical application**




Figure 17. Standard 5 V to 3.3 V/600 mA Conversion; High Efficiency




**TPS62000, TPS62001, TPS62002, TPS62003**  
**TPS62004, TPS62005, TPS62006, TPS62007, TPS62008**  
**HIGH-EFFICIENCY STEP-DOWN LOW POWER DC-DC CONVERTER**


SLVS294D – SEPTEMBER 2000 – REVISED MARCH 2006

**APPLICATION INFORMATION**

typical application (continued)



**Figure 18. Single Li-on to 2.5 V/600 mA Using Ceramic Capacitors Only**



NOTE: For low noise operation connect SYNC to V<sub>IN</sub>


**Figure 19. Single Li-on to 1.8 V/300 mA; Smallest Solution Size**

**TPS62000, TPS62001, TPS62002, TPS62003**  
**TPS62004, TPS62005, TPS62006, TPS62007, TPS62008**  
**HIGH-EFFICIENCY STEP-DOWN LOW POWER DC-DC CONVERTER**


SLVS294D – SEPTEMBER 2000 – REVISED MARCH 2006

**APPLICATION INFORMATION**

typical application (continued)



**Figure 20. Dual Cell NiMH or NiCd to 1.2 V/200 mA; Smallest Solution Size**



† Use a small R-C filter to filter wrong reset signals during output voltage transitions.

‡ A large value is used for  $C_{(ff)}$  to compensate for the parasitic capacitance introduced into the regulation loop by Q1.

**Figure 21. Dynamic Output Voltage Programming As Used in Low Power DSP Applications**

**PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
TPS62000DGS	ACTIVE	MSOP	DGS	10	80	Green (RoHS & no Sb/Br)	Call TI	Level-1-260C-UNLIM
TPS62000DGSG4	ACTIVE	MSOP	DGS	10	80	Green (RoHS & no Sb/Br)	Call TI	Level-1-260C-UNLIM
TPS62000DGSR	ACTIVE	MSOP	DGS	10	2500	Green (RoHS & no Sb/Br)	Call TI	Level-1-260C-UNLIM
TPS62000DGSRG4	ACTIVE	MSOP	DGS	10	2500	Green (RoHS & no Sb/Br)	Call TI	Level-1-260C-UNLIM
TPS62000YEGR	NRND	DSBGA	YEG	12	3000	TBD	SNPB	Level-1-240C-UNLIM
TPS62000YEGT	NRND	DSBGA	YEG	12	250	TBD	SNPB	Level-1-240C-UNLIM
TPS62000YZGR	NRND	DSBGA	YZG	12	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM
TPS62000YZGT	NRND	DSBGA	YZG	12	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM
TPS62001DGS	ACTIVE	MSOP	DGS	10	80	Green (RoHS & no Sb/Br)	Call TI	Level-1-260C-UNLIM
TPS62001DGSG4	ACTIVE	MSOP	DGS	10	80	Green (RoHS & no Sb/Br)	Call TI	Level-1-260C-UNLIM
TPS62001DGSR	ACTIVE	MSOP	DGS	10	2500	Green (RoHS & no Sb/Br)	Call TI	Level-1-260C-UNLIM
TPS62001DGSRG4	ACTIVE	MSOP	DGS	10	2500	Green (RoHS & no Sb/Br)	Call TI	Level-1-260C-UNLIM
TPS62002DGS	ACTIVE	MSOP	DGS	10	80	Green (RoHS & no Sb/Br)	Call TI	Level-1-260C-UNLIM
TPS62002DGSG4	ACTIVE	MSOP	DGS	10	80	Green (RoHS & no Sb/Br)	Call TI	Level-1-260C-UNLIM
TPS62002DGSR	ACTIVE	MSOP	DGS	10	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS62002DGSRG4	ACTIVE	MSOP	DGS	10	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS62003DGS	ACTIVE	MSOP	DGS	10	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS62003DGSG4	ACTIVE	MSOP	DGS	10	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS62003DGSR	ACTIVE	MSOP	DGS	10	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS62003DGSRG4	ACTIVE	MSOP	DGS	10	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS62004DGS	ACTIVE	MSOP	DGS	10	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS62004DGSG4	ACTIVE	MSOP	DGS	10	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS62004DGSR	ACTIVE	MSOP	DGS	10	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS62004DGSRG4	ACTIVE	MSOP	DGS	10	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS62005DGS	ACTIVE	MSOP	DGS	10	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS62005DGSG4	ACTIVE	MSOP	DGS	10	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
						no Sb/Br)		
TPS62005DGSR	ACTIVE	MSOP	DGS	10	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS62005DGSRG4	ACTIVE	MSOP	DGS	10	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS62006DGS	ACTIVE	MSOP	DGS	10	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS62006DGSG4	ACTIVE	MSOP	DGS	10	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS62006DGSR	ACTIVE	MSOP	DGS	10	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS62006DGSRG4	ACTIVE	MSOP	DGS	10	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS62007DGS	ACTIVE	MSOP	DGS	10	80	Green (RoHS & no Sb/Br)	Call TI	Level-1-260C-UNLIM
TPS62007DGSG4	ACTIVE	MSOP	DGS	10	80	Green (RoHS & no Sb/Br)	Call TI	Level-1-260C-UNLIM
TPS62007DGSR	ACTIVE	MSOP	DGS	10	2500	Green (RoHS & no Sb/Br)	Call TI	Level-1-260C-UNLIM
TPS62007DGSRG4	ACTIVE	MSOP	DGS	10	2500	Green (RoHS & no Sb/Br)	Call TI	Level-1-260C-UNLIM
TPS62008DGS	ACTIVE	MSOP	DGS	10	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS62008DGSG4	ACTIVE	MSOP	DGS	10	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS62008DGSR	ACTIVE	MSOP	DGS	10	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS62008DGSRG4	ACTIVE	MSOP	DGS	10	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)


<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the


accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**TAPE AND REEL BOX INFORMATION**



**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**



Device	Package	Pins	Site	Reel Diameter (mm)	Reel Width (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS62000DGSR	DGS	10	SITE 60	330	12	5.3	3.4	1.4	8	12	Q1
TPS62000YEGR	YEG	12	SITE 68	178	8	1.73	2.46	0.76	4	8	Q1
TPS62000YEGT	YEG	12	SITE 68	178	8	1.73	2.46	0.76	4	8	Q1
TPS62000YZGR	YZG	12	SITE 68	178	8	1.73	2.46	0.76	4	8	Q1
TPS62000YZGT	YZG	12	SITE 68	178	8	1.73	2.46	0.76	4	8	Q1
TPS62001DGSR	DGS	10	SITE 60	330	12	5.3	3.4	1.4	8	12	Q1
TPS62002DGSR	DGS	10	SITE 60	330	12	5.3	3.4	1.4	8	12	Q1
TPS62003DGSR	DGS	10	SITE 60	330	12	5.3	3.4	1.4	8	12	Q1
TPS62004DGSR	DGS	10	SITE 60	330	12	5.3	3.4	1.4	8	12	Q1
TPS62005DGSR	DGS	10	SITE 60	330	12	5.3	3.4	1.4	8	12	Q1
TPS62006DGSR	DGS	10	SITE 60	330	12	5.3	3.4	1.4	8	12	Q1
TPS62007DGSR	DGS	10	SITE 60	330	12	5.3	3.4	1.4	8	12	Q1
TPS62008DGSR	DGS	10	SITE 60	330	12	5.3	3.4	1.4	8	12	Q1




**TAPE AND REEL BOX DIMENSIONS**



Device	Package	Pins	Site	Length (mm)	Width (mm)	Height (mm)
TPS62000DGSR	DGS	10	SITE 60	346.0	346.0	29.0
TPS62000YEGR	YEG	12	SITE 68	195.2	193.7	34.9
TPS62000YEGT	YEG	12	SITE 68	195.2	193.7	34.9
TPS62000YZGR	YZG	12	SITE 68	195.2	193.7	34.9
TPS62000YZGT	YZG	12	SITE 68	195.2	193.7	34.9
TPS62001DGSR	DGS	10	SITE 60	346.0	346.0	29.0
TPS62002DGSR	DGS	10	SITE 60	346.0	346.0	29.0
TPS62003DGSR	DGS	10	SITE 60	346.0	346.0	29.0
TPS62004DGSR	DGS	10	SITE 60	346.0	346.0	29.0
TPS62005DGSR	DGS	10	SITE 60	346.0	346.0	29.0
TPS62006DGSR	DGS	10	SITE 60	346.0	346.0	29.0
TPS62007DGSR	DGS	10	SITE 60	346.0	346.0	29.0
TPS62008DGSR	DGS	10	SITE 60	346.0	346.0	29.0

DGS (S-PDSO-G10)

PLASTIC SMALL-OUTLINE PACKAGE




4073272/C 02/04

- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Body dimensions do not include mold flash or protrusion.
  - D. Falls within JEDEC MO-187 variation BA.

YEG (R-XBGA-N12)


DIE-SIZE BALL GRID ARRAY



- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. NanoStar™ package configuration.
  - $\Delta$  Devices in YEG package can have dimension D ranging from 1.85 to 2.65 mm and dimension E ranging from 1.35 to 2.15 mm. To determine the exact package size of a particular device, refer to the device datasheet or contact a local TI representative.
  - $\Delta$  Reference Product Data Sheet for array population. 4 x 3 matrix pattern is shown for illustration only.
  - F. This package contains tin-lead (SnPb) balls. Refer to YZG (Drawing #4205059) for lead-free balls.

YZG (R-XBGA-N12)

DIE-SIZE BALL GRID ARRAY



- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. NanoFree™ package configuration.
  - $\triangle D$  Devices in YZG package can have dimension D ranging from 1.85 to 2.65 mm and dimension E ranging from 1.35 to 2.15 mm. To determine the exact package size of a particular device, refer to the device datasheet or contact a local TI representative.
  - $\triangle E$  Reference Product Data Sheet for array population. 4 x 3 matrix pattern is shown for illustration only.
  - F. This package contains lead-free balls. Refer to YEG (Drawing #4204182) for tin-lead (SnPb) balls.

# HandsOn Technology

<http://www.handsontec.com>

creativity for tomorrow's better living...

*HandsOn Tech provides a multimedia and interactive platform for everyone interested in electronics. From beginner to diehard, from student to lecturer... Information, education, inspiration and entertainment. Analog and digital; practical and theoretical; software and hardware...*



HandsOn Technology support Open Source Hardware(OSHW) Development Platform.

**Learn : Design : Share**

[www.handsontec.com](http://www.handsontec.com)

